"A 13Bit 5GS/S ADC with Time-Interleaved Chopping Calibration in 16NM FinFET."

Bruno Vaz et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502306

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/VazVECMBCWMMLPT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/VazVECMBCWMMLPT18
Bruno Vaz, Bob Verbruggen, Christophe Erdmann, Diarmuid Collins, John McGrath, Ali Boumaalif, Edward Cullen, Darragh Walsh, Alonso Morgado, Conrado Mesadri, Brian Long, Rajitha Pathepuram, Ronnie De La Torre, Alvin Manlapat, Georgios Karyotis, Dimitris Tsaliagos, Patrick Lynch, Peng Lim, Daire Breathnach, Brendan Farley:
A 13Bit 5GS/S ADC with Time-Interleaved Chopping Calibration in 16NM FinFET. VLSI Circuits 2018: 99-100

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.