"A 12-bit hybrid DAC with 8GS/s unrolled pipeline delta-sigma modulator ..."

Shiyu Su et al. (2014)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2014.6858434

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/SuTSC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/SuTSC14
Shiyu Su, Tu-I Tsai, Praveen Kumar Sharma, Mike Shuo-Wei Chen:
A 12-bit hybrid DAC with 8GS/s unrolled pipeline delta-sigma modulator achieving >75dB SFDR over 500MHz in 65nm CMOS. VLSIC 2014: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.