"A 40nm CMOS 12b 200MS/s Single-amplifier Dual-residue Pipelined-SAR ADC."

Min-Jae Seo et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778005

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/SeoKCR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/SeoKCR19
Min-Jae Seo, Ye-Dam Kim, Jae-Hyun Chung, Seung-Tak Ryu:
A 40nm CMOS 12b 200MS/s Single-amplifier Dual-residue Pipelined-SAR ADC. VLSI Circuits 2019: 72-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.