"A Digital Bang-Bang Phase-Locked Loop with Background Injection Timing ..."

Ting-Kuei Kuan et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502365

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/KuanWSCHC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/KuanWSCHC18
Ting-Kuei Kuan, Chin-Yang Wu, Ruei-Pin Shen, Chih-Hsien Chang, Kenny Hsieh, Mark Chen:
A Digital Bang-Bang Phase-Locked Loop with Background Injection Timing Calibration and Automatic Loop Gain Control in 7NM FinFET CMOS. VLSI Circuits 2018: 179-180

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.