"Adaptive clocking with dynamic power gating for mitigating energy ..."

Minki Cho et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2016.7573529

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/ChoTKTKD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/ChoTKTKD16
Minki Cho, Carlos Tokunaga, Stephen T. Kim, James W. Tschanz, Muhammad M. Khellah, Vivek De:
Adaptive clocking with dynamic power gating for mitigating energy efficiency & performance impacts of fast voltage droop in a 22nm graphics execution core. VLSI Circuits 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.