"Self-timed Power-on Reset Circuit for Pseudo Dual/Two Port SRAM Used in ..."

Vivek Nautiyal et al. (2017)

> Home

Details and statistics

DOI: 10.1007/978-3-030-15663-3_5

access: closed

type: Conference or Workshop Paper

metadata version: 2019-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/NautiyalGSDDK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/NautiyalGSDDK17
Vivek Nautiyal, Lalit Gupta, Gaurav Singla, Jitendra Dasani, Sagar Dwivedi, Martin Kinkade:
Self-timed Power-on Reset Circuit for Pseudo Dual/Two Port SRAM Used in Low-Voltage IoT Applications. VLSI-SoC (Selected Papers) 2017: 92-111

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.