"Topology synthesis of analog circuits with yield optimization and ..."

Oliver Mitea, Markus Meissner, Lars Hedrich (2011)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2011.6081651

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/MiteaMH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/MiteaMH11
Oliver Mitea, Markus Meissner, Lars Hedrich:
Topology synthesis of analog circuits with yield optimization and evaluation using pareto fronts. VLSI-SoC 2011: 78-81

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.