"ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code."

Swagata Mandal et al. (2018)

> Home

Details and statistics

DOI: 10.1007/978-3-030-23425-6_7

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/MandalTBC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/MandalTBC18
Swagata Mandal, Yaswanth Tavva, Debjyoti Bhattacharjee, Anupam Chattopadhyay:
ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code. VLSI-SoC (Selected Papers) 2018: 128-146

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.