"Qualification of behavioral level design validation for AMS & RF SoCs."

Yves Joannon et al. (2007)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2007.4402499

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/JoannonBRTC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/JoannonBRTC07
Yves Joannon, Vincent Beroulle, Chantal Robach, Smail Tedjini, Jean-Louis Carbonéro:
Qualification of behavioral level design validation for AMS & RF SoCs. VLSI-SoC 2007: 206-211

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.