"Design and Implementation of Efficient Vedic Multiplier Using Reversible ..."

P. Saravanan et al. (2012)

> Home

Details and statistics

DOI: 10.1007/978-3-642-31494-0_45

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/SaravananCCSK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/SaravananCCSK12
P. Saravanan, P. Chandrasekar, Livya Chandran, Nikilla Sriram, P. Kalpana:
Design and Implementation of Efficient Vedic Multiplier Using Reversible Logic. VDAT 2012: 364-366

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.