"A unified Verilog-A compact model for lateral Si nanowire (NW) FET ..."

Om. Prakash et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISVDAT.2016.8064852

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/PrakashMSBSM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PrakashMSBSM16
Om. Prakash, Satish Maheshwaram, Mohit Sharma, Anand Bulusu, A. K. Saxena, S. K. Manhas:
A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation. VDAT 2016: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.