"High performance bit-sliced pipelined comparator tree for FPGAs."

Ayan Palchaudhuri, Anindya Sundar Dhar (2016)

> Home

Details and statistics

DOI: 10.1109/ISVDAT.2016.8064843

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/PalchaudhuriD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PalchaudhuriD16
Ayan Palchaudhuri, Anindya Sundar Dhar:
High performance bit-sliced pipelined comparator tree for FPGAs. VDAT 2016: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.