"Architectural Design for Heartbeat Detection Circuits using Verilog-A ..."

Rafael Vieira et al. (2022)

> Home

Details and statistics

DOI: 10.1109/SMACD55068.2022.9816253

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/smacd/VieiraPP0HG022
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/smacd/VieiraPP0HG022
Rafael Vieira, Fábio Passos, Ricardo Povoa, Ricardo Martins, Nuno Horta, Jorge Guilherme, Nuno Lourenço:
Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling. SMACD 2022: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.