"Design and Evaluation of a Power-Efficient Approximate Systolic Array ..."

Haroon Waris et al. (2019)

> Home

Details and statistics

DOI: 10.1109/SIPS47522.2019.9020404

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/WarisWLL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/WarisWLL19
Haroon Waris, Chenghua Wang, Weiqiang Liu, Fabrizio Lombardi:
Design and Evaluation of a Power-Efficient Approximate Systolic Array Architecture for Matrix Multiplication. SiPS 2019: 13-18

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.