"Low complexity hardware accelerator for nD FastICA based on coordinate ..."

Swati Bhardwaj, Shashank Raghuraman, Amit Acharyya (2017)

> Home

Details and statistics

DOI: 10.1109/SIPS.2017.8110000

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/BhardwajRA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/BhardwajRA17
Swati Bhardwaj, Shashank Raghuraman, Amit Acharyya:
Low complexity hardware accelerator for nD FastICA based on coordinate rotation. SiPS 2017: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.