"High-Throughput VLSI Architecture for GRAND Markov Order."

Syed Mohsin Abbas, Marwan Jalaleddine, Warren J. Gross (2021)

> Home

Details and statistics

DOI: 10.1109/SIPS52927.2021.00036

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/AbbasJG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/AbbasJG21
Syed Mohsin Abbas, Marwan Jalaleddine, Warren J. Gross:
High-Throughput VLSI Architecture for GRAND Markov Order. SiPS 2021: 158-163

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.