"Efficient FPGA Implementation of Equalizer for Finite Interval Constant ..."

Premysl Sucha et al. (2006)

> Home

Details and statistics

DOI: 10.1109/IES.2006.357484

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sies/SuchaHHS06a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sies/SuchaHHS06a
Premysl Sucha, Zdenek Hanzálek, Antonin Hermanek, Jan Schier:
Efficient FPGA Implementation of Equalizer for Finite Interval Constant Modulus Algorithm. IES 2006: 1-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.