"FPGA hardware in the loop system for ERTMS-ETCS train equipment testing."

Naim Harb et al. (2016)

> Home

Details and statistics

DOI: 10.1109/SIES.2016.7509412

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sies/HarbVPG16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sies/HarbVPG16
Naim Harb, Carlos Valderrama, Esteban Pelaez, Alexandre Girardi:
FPGA hardware in the loop system for ERTMS-ETCS train equipment testing. SIES 2016: 55-62

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.