"Formal worst-case timing analysis of Ethernet topologies with ..."

Jonas Diemer, Daniel Thiele, Rolf Ernst (2012)

> Home

Details and statistics

DOI: 10.1109/SIES.2012.6356564

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sies/DiemerTE12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sies/DiemerTE12
Jonas Diemer, Daniel Thiele, Rolf Ernst:
Formal worst-case timing analysis of Ethernet topologies with strict-priority and AVB switching. SIES 2012: 1-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.