"Design and analysis of the HF-RISC processor targeting voltage scaling ..."

Felipe Todeschini Bortolon et al. (2016)

> Home

Details and statistics

DOI: 10.1109/SBCCI.2016.7724047

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sbcci/BortolonFGBCHM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/BortolonFGBCHM16
Felipe Todeschini Bortolon, Sergio Johann Filho, Matheus Gibiluka, Sergio Bampi, Ney Laert Vilar Calazans, Fabiano Passuelo Hessel, Matheus Trevisan Moreira:
Design and analysis of the HF-RISC processor targeting voltage scaling applications. SBCCI 2016: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.