"Stochastic Methods for Transistor Size Optimization of CMOS VLSI Circuits."

Robert Rogenmoser, Hubert Kaeslin, Tobias Blickle (1996)

> Home

Details and statistics

DOI: 10.1007/3-540-61723-X_1048

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ppsn/RogenmoserKB96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ppsn/RogenmoserKB96
Robert Rogenmoser, Hubert Kaeslin, Tobias Blickle:
Stochastic Methods for Transistor Size Optimization of CMOS VLSI Circuits. PPSN 1996: 849-858

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.