"Parallel Implementation of Cholesky LLT-Algorithm in FPGA-Based Processor."

Oleg Maslennikow et al. (2007)

> Home

Details and statistics

DOI: 10.1007/978-3-540-68111-3_15

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ppam/MaslennikowLSTW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ppam/MaslennikowLSTW07
Oleg Maslennikow, Volodymyr Lepekha, Anatoli Sergyienko, Adam Tomas, Roman Wyrzykowski:
Parallel Implementation of Cholesky LLT-Algorithm in FPGA-Based Processor. PPAM 2007: 137-147

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.