"Optimizing and Comparing CMOS Implementations of the C-Element in 65nm ..."

Oussama Elissati et al. (2010)

> Home

Details and statistics

DOI: 10.1007/978-3-642-17752-1_14

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/ElissatiYRF10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/ElissatiYRF10
Oussama Elissati, Eslam Yahya, Sébastien Rieubon, Laurent Fesquet:
Optimizing and Comparing CMOS Implementations of the C-Element in 65nm Technology: Self-Timed Ring Case. PATMOS 2010: 137-149

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.