"Parallel Totally Induced Edge Sampling on FPGAs."

Akshit Goel et al. (2019)

> Home

Details and statistics

DOI: 10.3233/APC200097

access: open

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/parco/GoelKYSP19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/parco/GoelKYSP19
Akshit Goel, Sanmukh R. Kuppannagari, Yang Yang, Ajitesh Srivastava, Viktor K. Prasanna:
Parallel Totally Induced Edge Sampling on FPGAs. PARCO 2019: 671-680

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.