"Novel SRAM bias control circuits for a low power L1 data cache."

Azam Seyedi et al. (2012)

> Home

Details and statistics

DOI: 10.1109/NORCHP.2012.6403113

access: closed

type: Conference or Workshop Paper

metadata version: 2019-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/norchip/SeyediACUV12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/norchip/SeyediACUV12
Azam Seyedi, Adrià Armejach, Adrián Cristal, Osman S. Unsal, Mateo Valero:
Novel SRAM bias control circuits for a low power L1 data cache. NORCHIP 2012: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.