"Transistor sizing and gate sizing using geometric programming considering ..."

Gracieli Posser et al. (2012)

> Home

Details and statistics

DOI: 10.1109/NEWCAS.2012.6328962

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/newcas/PosserFWR12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/newcas/PosserFWR12
Gracieli Posser, Guilherme Flach, Gustavo Wilke, Ricardo Reis:
Transistor sizing and gate sizing using geometric programming considering delay minimization. NEWCAS 2012: 85-88

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.