"Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design."

Vinay Saripalli et al. (2011)

> Home

Details and statistics

DOI: 10.1109/NANOARCH.2011.5941482

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/nanoarch/SaripalliDNK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nanoarch/SaripalliDNK11
Vinay Saripalli, Suman Datta, Vijaykrishnan Narayanan, Jaydeep P. Kulkarni:
Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design. NANOARCH 2011: 45-52

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.