"Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in ..."

Aysha S. Shanta et al. (2018)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2018.8624077

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/ShantaMHUR18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/ShantaMHUR18
Aysha S. Shanta, Md. Badruddoja Majumder, Md Sakib Hasan, Mesbah Uddin, Garrett S. Rose:
Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS. MWSCAS 2018: 1016-1019

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.