"Design and Analysis of Energy Efficient Reversible Logic based Full Adder."

Jagadeesh Pujar et al. (2019)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2019.8884882

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/PujarRPHB19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/PujarRPHB19
Jagadeesh Pujar, Sithara Raveendran, Trilochan Panigrahi, Vasantha M. H., Nithin Kumar Y. B.:
Design and Analysis of Energy Efficient Reversible Logic based Full Adder. MWSCAS 2019: 339-342

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.