"Design method for an over-IO-Gb/s CMOS CML buffer circuit for delay control."

Keiji Kishine et al. (2012)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2012.6292092

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/KishineIONN12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/KishineIONN12
Keiji Kishine, Hiromi Inaba, Yusuke Ohtomo, Makoto Nakamura, Mitsuo Nakamura:
Design method for an over-IO-Gb/s CMOS CML buffer circuit for delay control. MWSCAS 2012: 602-605

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.