"System Verilog Assertion Debugging Based on Visualization, Simulation ..."

Moaz Mostafa et al. (2014)

> Home

Details and statistics

DOI: 10.1109/MTV.2014.23

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/mtv/MostafaSED14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mtv/MostafaSED14
Moaz Mostafa, Mona Safar, M. Watheq El-Kharashi, Mohamed Dessouky:
System Verilog Assertion Debugging Based on Visualization, Simulation Results, and Mutation. MTV 2014: 55-60

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.