"Drowsy instruction caches: leakage power reduction using dynamic voltage ..."

Nam Sung Kim et al. (2002)

> Home

Details and statistics

DOI: 10.1109/MICRO.2002.1176252

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-31

- view
  authority control:
- export record
  dblp key:
  - conf/micro/KimFBM02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/KimFBM02
Nam Sung Kim, Krisztián Flautner, David T. Blaauw, Trevor N. Mudge:
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. MICRO 2002: 219-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.