"Area and delay estimation for FPGA implementation of coarse-grained ..."

Leipo Yan, Thambipillai Srikanthan, Niu Gang (2006)

> Home

Details and statistics

DOI: 10.1145/1134650.1134677

access: closed

type: Conference or Workshop Paper

metadata version: 2021-06-25

- view
  authority control:
- export record
  dblp key:
  - conf/lctrts/YanSG06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/lctrts/YanSG06
Leipo Yan, Thambipillai Srikanthan, Niu Gang:
Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures. LCTES 2006: 182-188

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.