"Direct optimization of a PCI express link equalization in industrial ..."

Francisco E. Rangel-Patino et al. (2018)

> Home

Details and statistics

DOI: 10.1109/LATW.2018.8347238

access: closed

type: Conference or Workshop Paper

metadata version: 2018-04-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/latw/Rangel-PatinoRV18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/latw/Rangel-PatinoRV18
Francisco E. Rangel-Patino, José Ernesto Rayas-Sánchez, Edgar-Andrei Vega-Ochoa, Nagib Hakim:
Direct optimization of a PCI express link equalization in industrial post-silicon validation. LATS 2018: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.