"Performance evaluation of optimized transistor networks built using ..."

Andres M. A. Valdes et al. (2016)

> Home

Details and statistics

DOI: 10.1109/LASCAS.2016.7451051

access: closed

type: Conference or Workshop Paper

metadata version: 2020-07-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/lascas/ValdesPMRR16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/lascas/ValdesPMRR16
Andres M. A. Valdes, Vinicius N. Possani, Felipe S. Marranghello, André Inácio Reis, Renato P. Ribas:
Performance evaluation of optimized transistor networks built using independent-gate FinFET. LASCAS 2016: 227-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.