"Power dissipation, variations and nanoscale CMOS design: Test challenges ..."

Swarup Bhunia, Kaushik Roy (2007)

> Home

Details and statistics

DOI: 10.1109/TEST.2007.4437659

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - conf/itc/BhuniaR07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/BhuniaR07
Swarup Bhunia, Kaushik Roy:
Power dissipation, variations and nanoscale CMOS design: Test challenges and self-calibration/self-repair solutions. ITC 2007: 1-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.