default search action
"Area-Efficient Pipelined VLSI Architecture for Polar Decoder."
Weihang Tan et al. (2020)
- Weihang Tan, Antian Wang, Yunhao Xu, Yingjie Lao:
Area-Efficient Pipelined VLSI Architecture for Polar Decoder. ISVLSI 2020: 352-357
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.