"A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock ..."

Yutaka Yoshida et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2007.373607

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YoshidaKHSNHHTIUOTKK07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YoshidaKHSNHHTIUOTKK07
Yutaka Yoshida, Tatsuya Kamei, Kiyoshi Hayase, Shinichi Shibahara, Osamu Nishii, Toshihiro Hattori, Atsushi Hasegawa, Masashi Takada, Naohiko Irie, Kunio Uchiyama, Toshihiko Odaka, Kiwamu Takada, Keiji Kimura, Hironori Kasahara:
A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption. ISSCC 2007: 100-590

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.