"Jitter-reduction and pulse-width-distortion compensation circuits for a ..."

Jun Terada et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2009.4977329

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/TeradaONKKY09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TeradaONKKY09
Jun Terada, Yusuke Ohtomo, Kazuyoshi Nishimura, Hiroaki Katsurai, Shunji Kimura, Naoto Yoshimoto:
Jitter-reduction and pulse-width-distortion compensation circuits for a 10Gb/s burst-mode CDR circuit. ISSCC 2009: 104-105

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.