"21.4 A 42mW 230fs-jitter sub-sampling 60GHz PLL in 40nm CMOS."

Viki Szortyka et al. (2014)

Details and statistics

DOI: 10.1109/ISSCC.2014.6757472

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-10

a service of  Schloss Dagstuhl - Leibniz Center for Informatics