"A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM with dual-error detection and ..."

Kyomin Sohn et al. (2012)

Details and statistics

DOI: 10.1109/ISSCC.2012.6176868

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics