"26.3 A pin- and power-efficient low-latency 8-to-12Gb/s/wire 8b8w-coded ..."

Anant Singh et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2014.6757505

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SinghCFHLSSSUWF14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SinghCFHLSSSUWF14
Anant Singh, Dario Albino Carnelli, Altay Falay, Klaas L. Hofstra, Fabio Licciardello, Kia Salimi, Hugo Santos, Amin Shokrollahi, Roger Ulrich, Christoph Walter, John Fox, Peter Hunt, John Keay, Richard Simpson, Andrew Stewart, Giuseppe Surace, Harm S. Cronie:
26.3 A pin- and power-efficient low-latency 8-to-12Gb/s/wire 8b8w-coded SerDes link for high-loss channels in 40nm technology. ISSCC 2014: 442-443

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.