"A 530mV 10-lane SIMD processor with variation resiliency in 45nm SOI."

Robert Pawlowski et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2012.6177105

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/PawlowskiKCPMEC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/PawlowskiKCPMEC12
Robert Pawlowski, Evgeni Krimer, Joseph Crop, Jacob Postman, Nariman Moezzi Madani, Mattan Erez, Patrick Chiang:
A 530mV 10-lane SIMD processor with variation resiliency in 45nm SOI. ISSCC 2012: 492-494

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.