"Circuit design issues in multi-gate FET CMOS technologies."

Christian Pacha et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2006.1696221

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/PachaASXGKMNBRG06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/PachaASXGKMNBRG06
Christian Pacha, Klaus von Arnim, Thomas Schulz, Weize Xiong, Michael Gostkowski, Gerhard Knoblinger, Andrew Marshall, Thomas Nirschl, Jörg Berthold, Christian Russ, Harald Gossner, Charvaka Duvvury, Paul Patruno, C. Rinn Cleavelin, Klaus Schruefer:
Circuit design issues in multi-gate FET CMOS technologies. ISSCC 2006: 1656-1665

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.