"An 8.3-to-18Gbps Reconfigurable SCA-Resistant/Dual-Core/Blind-Bulk AES ..."

Raghavan Kumar et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ISSCC42614.2022.9731739

access: closed

type: Conference or Workshop Paper

metadata version: 2022-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/KumarS0H0DM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KumarS0H0DM22
Raghavan Kumar, Vikram B. Suresh, Mark A. Anders, Steven K. Hsu, Amit Agarwal, Vivek K. De, Sanu K. Mathew:
An 8.3-to-18Gbps Reconfigurable SCA-Resistant/Dual-Core/Blind-Bulk AES Engine in Intel 4 CMOS. ISSCC 2022: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.