"A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS."

Jason Howard et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5434077

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HowardDHVFRJWBSPJJYMSEKRDLGAHLSBDWM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HowardDHVFRJWBSPJJYMSEKRDLGAHLSBDWM10
Jason Howard, Saurabh Dighe, Yatin Vasant Hoskote, Sriram R. Vangal, David Finan, Gregory Ruhl, David Jenkins, Howard Wilson, Nitin Borkar, Gerhard Schrom, Fabric Pailet, Shailendra Jain, Tiju Jacob, Satish Yada, Sraven Marella, Praveen Salihundam, Vasantha Erraguntla, Michael Konow, Michael Riepen, Guido Droege, Joerg Lindemann, Matthias Gries, Thomas Apel, Kersten Henriss, Tor Lund-Larsen, Sebastian Steibl, Shekhar Borkar, Vivek De, Rob F. Van der Wijngaart, Timothy G. Mattson:
A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. ISSCC 2010: 108-109

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.