"26.7 A 2.6b/cycle-architecture-based 10b 1 JGS/s 15.4mW ..."

Hyeok-Ki Hong et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2015.7063130

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/HongKJLYLPR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HongKJLYLPR15
Hyeok-Ki Hong, Hyun-Wook Kang, Dong-Shin Jo, Dong-Suk Lee, Yong-Sang You, Yong-Hee Lee, Ho-Jin Park, Seung-Tak Ryu:
26.7 A 2.6b/cycle-architecture-based 10b 1 JGS/s 15.4mW 4×-time-interleaved SAR ADC with a multistep hardware-retirement technique. ISSCC 2015: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.