"11.4 A 1.5mW 68dB SNDR 80MS/s 2× interleaved SAR-assisted pipelined ..."

Frank M. L. van der Goes et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2014.6757399

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/GoesWAYRMWB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/GoesWAYRMWB14
Frank M. L. van der Goes, Christopher M. Ward, Santosh Astgimath, Han Yan, Jeff Riley, Jan Mulder, Sijia Wang, Klaas Bult:
11.4 A 1.5mW 68dB SNDR 80MS/s 2× interleaved SAR-assisted pipelined ADC in 28nm CMOS. ISSCC 2014: 200-201

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.