"5.5 Steamroller: An x86-64 core implemented in 28nm bulk CMOS."

Kevin Gillespie et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2014.6757357

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/GillespieFHJKOP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/GillespieFHJKOP14
Kevin Gillespie, Harry R. Fair III, Carson Henrion, Ravi Jotwani, Stephen V. Kosonocky, Robert S. Orefice, Donald A. Priore, Jonathan White, Kathryn Wilcox:
5.5 Steamroller: An x86-64 core implemented in 28nm bulk CMOS. ISSCC 2014: 104-105

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.