"A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O."

Dennis Michael Fischette et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5433942

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/FischetteLODBDTWTF10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/FischetteLODBDTWTF10
Dennis Michael Fischette, Alvin Leng Sun Loke, Michael M. Oshima, Bruce Andrew Doyle, Roland Bakalski, Richard Joseph DeSantis, Anand Thiruvengadam, Charles Lin Wang, Gerry R. Talbot, Emerson S. Fang:
A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O. ISSCC 2010: 246-247

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.